Intel PSG (Altera) 徵entry level DV - 海外工作
By Yedda
at 2018-03-03T10:26
at 2018-03-03T10:26
Table of Contents
隔壁經理要我再來貼一次...
歡迎即將畢業或剛畢業的EE同學們來應徵吧...
有點SystemVerilog, Verilog, 電路的基礎就可以丟了
地點是San Jose, CA
OPT可 意者請站內信
Responsibilities may include, but are not limited to:
· Partake in definition, design, verification, and documentation for
SoC System on a Chip development.
· Participate in architecture design, logic design, and system
simulation.
· Defines module interfaces/formats for simulation.
· Performs Logic design for integration of cell libraries, functional
units and subsystems into SoC full chip designs.
· Register transfer level coding, and simulation for SoCs.
· Contributes to the development of multidimensional designs involving
the layout of complex integrated circuits.
· Performs all aspects of the SoC design flow from high-level design
to synthesis, place and route, timing and power to create a design database
that is ready for manufacturing.
· Analyzes equipment to establish operation infrastructure, conducts
experimental tests, and evaluates results.
· May also review vendor capability to support development.
You must possess the minimum qualifications to be initially considered for
this position. Preferred qualifications are in addition to the minimum
requirements and are considered a plus factor in identifying top candidates.
Relevant experience can be obtained through school work, classes and
project work, internships, military training, and/ or work experience. This
is an entry level position and will be compensated accordingly.
Minimum Requirements:
· The candidate must possess a MS Degree in Electrical Engineering or
equivalent
Minimum 3 months experience in the following:
· Integrating IPs and cross-functioning with IP teams
· Hardware design, design verification, timing analysis, clock domain
crossing, and lint.
Preferred Qualifications:
· Knowledge of memory system design DDR4/DDR5/LPDDRx
· Knowledge of analog/mixed signal simulations SPICE/AMS
· Synthesis and Timing Closure flows, especially industry tools such
as Design Compiler and PrimeTime.
· Comfortable with scripting languages such as Perl,TCL
--
Tags:
海外工作
All Comments
By Elvira
at 2018-03-06T13:42
at 2018-03-06T13:42
By Ivy
at 2018-03-11T08:10
at 2018-03-11T08:10
By Gary
at 2018-03-12T12:31
at 2018-03-12T12:31
By Jake
at 2018-03-16T13:26
at 2018-03-16T13:26
By Kristin
at 2018-03-18T05:28
at 2018-03-18T05:28
By Damian
at 2018-03-22T15:21
at 2018-03-22T15:21
By Dorothy
at 2018-03-27T07:30
at 2018-03-27T07:30
By Bethany
at 2018-04-01T06:24
at 2018-04-01T06:24
Related Posts
H1B跨州報稅(NY& CA)
By Linda
at 2018-03-03T06:40
at 2018-03-03T06:40
SDE in Test
By Hazel
at 2018-03-03T01:56
at 2018-03-03T01:56
SDE in Test
By Gary
at 2018-03-02T15:47
at 2018-03-02T15:47
Material Research Engineer MS/PhD
By Zora
at 2018-03-02T09:26
at 2018-03-02T09:26
想請問 澳洲法律工作
By William
at 2018-02-28T13:44
at 2018-02-28T13:44