Job open: Design Verification Engr - offer

Table of Contents

請在美國當地的朋友寄email來就可以了
從台灣寄來的除非你本人正在美國
不然我老闆應該是不會出國際機票的


Job Title
Design Verification Engineer – Entry Level

Job Description
In this position, the individual will participate in the logic design
and verification of NAND Flash memory products.

Main responsibilities include:
- Development of SystemVerilog TestBench for NAND Flash chips
- Full-chip verification on Flash memory projects with SVTB.
Other responsibilities include:
- Support of SystemVerilog Assertion
- Behavioral modeling in SystemC and C++
- Support of design and verification methodology enhancements

Job Qualification:
Recent or Dec. 2011 graduation with one of following qualifications:
- MS EE with logic design Verilog RTL focus; as well as C++ knowledge
- MS CS/CE with strong C++ skills; as well as knowledge in Verilog &
logic design

Job Location Milpitas, CA

SanDisk Corporation
SanDisk is the world's largest supplier of innovative flash memory data
storage products and we offers a highly competitive compensation package
and great benefits, which include Stock Options, ESPP, matched 401 (K),
comprehensive insurance and tuition reimbursement.
SanDisk is an equal opportunity employer.

please email your resume to:
[email protected]

--

All Comments

Hazel avatarHazel2011-11-08
只找 entry level 的嗎?有朋友多年經驗想找
Elizabeth avatarElizabeth2011-11-13
之前原po在版上找過很多次senior的哦
Edith avatarEdith2011-11-15
有多年經驗的也在找 請歡迎轉寄
Steve avatarSteve2011-11-18
貴公司缺這麼大阿..好常找人毆
Edith avatarEdith2011-11-19
verification的似乎不太好找,剛好team又要擴大
Erin avatarErin2011-11-23
最近業界找 verification 的比 design 多不少
Caroline avatarCaroline2011-11-25
Verification是永遠不會失業的
Ivy avatarIvy2011-11-25
verification面對的是印度大軍吧...